

# High Efficiency USB Power Manager + Triple Step-Down DC/DC

# **FEATURES**

#### **POWER MANAGER**

- High Efficiency Switching PowerPath<sup>™</sup> Controller with Bat-Track<sup>™</sup> Adaptive Output Control
- Programmable USB or Wall Current Limit (100mA/500mA/1A)
- Full Featured Li-Ion/Polymer Battery Charger
- 1.5A Maximum Charge Current
- Internal 180mΩ Ideal Diode + External Ideal Diode Controller Powers Load in Battery Mode
- Low No-Load Quiescent Current when Powered from BAT (<30µA)

#### DC/DCs

- Triple High Efficiency Step-Down DC/DCs (1A/400mA/400mA I<sub>OUT</sub>)
- All Regulators Operate at 2.25MHz
- Dynamic Voltage Scaling on Two Outputs
- I<sup>2</sup>C or Independent Enable, V<sub>∩IIT</sub> Controls
- Low No-Load Quiescent Current: 20µA
- 28-Pin (4mm × 5mm × 0.75mm) QFN Surface Mount Package

# **APPLICATIONS**

- HDD-Based MP3 Players, PDAs, GPS, PMPs
- Other USB-Based Handheld Products

# DESCRIPTION

The LTC®3555 is a highly integrated power management and battery charger IC for Li-Ion/Polymer battery applications. It includes a high efficiency current limited switching PowerPath manager with automatic load prioritization, a battery charger, an ideal diode and three general purpose synchronous step-down switching regulators.

Designed specifically for USB applications, the LTC3555's switching power manager automatically limits input current to a maximum of either 100mA or 500mA for USB applications or 1A for adapter-powered applications. Unlike linear PowerPath controllers, the LTC3555's switching input stage transmits nearly all of the 2.5W available from the USB port to the system load with minimal power wasted as heat. This feature allows the LTC3555 to provide more power to the application and eases the constraint of thermal budgeting in small spaces.


Two of the three general purpose switching regulators can provide up to 400 mA and the third can deliver 1A. The entire product can be controlled via  $I^2\text{C}$  or simple I/O.

The LTC3555 is available in the 28-pin (4mm  $\times$  5mm  $\times$  0.75mm) QFN surface mount package.


LT, LTC and LTM are registered trademarks of Linear Technology Corporation. PowerPath and Bat-Track are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 6522118 and 6404251

# TYPICAL APPLICATION

High Efficiency PowerPath Manager and Triple Step-Down Regulator




#### Switching Regulator Efficiency to System Load (P<sub>OUT</sub>/P<sub>BUS</sub>)





# **ABSOLUTE MAXIMUM RATINGS**

# PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{BUS} = 5V$ , BAT = 3.8V,  $DV_{CC} = 3.3V$ ,  $R_{PROG} = 1k$ ,  $R_{CLPROG} = 3k$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS		
PowerPath Switching Regulator									
$V_{BUS}$	Input Supply Voltage			4.35		5.5	V		
I <sub>BUSLIM</sub>	Total Input Current	1x Mode, V <sub>OUT</sub> = BAT 5x Mode, V <sub>OUT</sub> = BAT 10x Mode, V <sub>OUT</sub> = BAT Suspend Mode, V <sub>OUT</sub> = BAT	•	87 436 800 0.31	95 460 860 0.38	100 500 1000 0.50	mA mA mA		
I <sub>VBUSQ</sub>	V <sub>BUS</sub> Quiescent Current	1x Mode, I <sub>OUT</sub> = 0mA 5x Mode, I <sub>OUT</sub> = 0mA 10x Mode, I <sub>OUT</sub> = 0mA Suspend Mode, I <sub>OUT</sub> = 0mA			7 15 15 0.044		mA mA mA mA		
h <sub>CLPROG</sub> (Note 4)	Ratio of Measured V <sub>BUS</sub> Current to CLPROG Program Current	1x Mode 5x Mode 10x Mode Suspend Mode			224 1133 2140 11.3		mA/mA mA/mA mA/mA mA/mA		
Tout(PowerPath)	V <sub>OUT</sub> Current Available Before Loading BAT	1x Mode, BAT = 3.3V 5x Mode, BAT = 3.3V 10x Mode, BAT = 3.3V Suspend Mode			135 672 1251 0.32		mA mA mA mA		

LINEAR TECHNOLOGY

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>CLPROG</sub>	CLPROG Servo Voltage in Current Limit	1x, 5x, 10x Modes Suspend Mode			1.188 100		V mV
V <sub>UVLO_VBUS</sub>	V <sub>BUS</sub> Undervoltage Lockout	Rising Threshold Falling Threshold		3.95	4.30 4.00	4.35	V
V <sub>UVLO_VBUS-BAT</sub>	V <sub>BUS</sub> to BAT Differential Undervoltage Lockout	Rising Threshold Falling Threshold			200 50		mV mV
V <sub>OUT</sub>	V <sub>OUT</sub> Voltage	1x, 5x, 10x Modes, 0V < BAT < 4.2V, I <sub>OUT</sub> = 0mA, Battery Charger Off		3.4	BAT + 0.3	4.7	V
		USB Suspend Mode, $I_{OUT} = 250\mu A$		4.5	4.6	4.7	V
f <sub>OSC</sub>	Switching Frequency			1.8	2.25	2.7	MHz
R <sub>PMOS_POWERPATH</sub>	PMOS On Resistance				0.18		Ω
R <sub>NMOS_POWERPATH</sub>	NMOS On Resistance				0.30		Ω
I <sub>PEAK_POWERPATH</sub>	Peak Switch Current Limit	1x, 5x Modes 10x			2 3		A A
Battery Charger			•				
V <sub>FLOAT</sub>	BAT Regulated Output Voltage		•	4.179 4.165	4.200 4.200	4.221 4.235	V
I <sub>CHG</sub>	Constant Current Mode Charge Current	R <sub>PROG</sub> = 1k R <sub>PROG</sub> = 5k		980 185	1022 204	1065 223	mA mA
I <sub>BAT</sub>	Battery Drain Current	V <sub>BUS</sub> > V <sub>UVLO</sub> , Battery Charger Off, I <sub>OUT</sub> = 0μA V <sub>BUS</sub> = 0V, I <sub>OUT</sub> = 0μA (Ideal Diode Mode)		2	3.5 27	5 38	μA μA
V <sub>PROG</sub>	PROG Pin Servo Voltage				1.000		V
V <sub>PROG_TRKL</sub>	PROG Pin Servo Voltage in Trickle Charge	BAT < V <sub>TRKL</sub>			0.100		V
V <sub>C/10</sub>	C/10 Threshold Voltage at PROG				100		mV
h <sub>PROG</sub>	Ratio of I <sub>BAT</sub> to PROG Pin Current				1022		mA/mA
I <sub>TRKL</sub>	Trickle Charge Current	BAT < V <sub>TRKL</sub>			100		mA
$V_{TRKL}$	Trickle Charge Threshold Voltage	BAT Rising		2.7	2.85	3.0	V
$\Delta V_{TRKL}$	Trickle Charge Hysteresis Voltage				135		mV
$\Delta V_{RECHRG}$	Recharge Battery Threshold Voltage	Threshold Voltage Relative to V <sub>FLOAT</sub>		-75	-100	-125	mV
t <sub>TERM</sub>	Safety Timer Termination	Timer Starts when B <sub>AT</sub> = V <sub>FLOAT</sub>		3.3	4	5	Hour
t <sub>BADBAT</sub>	Bad Battery Termination Time	BAT < V <sub>TRKL</sub>		0.42	0.5	0.63	Hour
h <sub>C/10</sub>	End of Charge Indication Currrent Ratio	(Note 5)		0.088	0.1	0.112	mA/mA
V <sub>CHRG</sub>	CHRG Pin Output Low Voltage	I <sub>CHRG</sub> = 5mA			65	100	mV
CHRG	CHRG Pin Leakage Current	V <sub>CHRG</sub> = 5V				1	μА
R <sub>ON_CHG</sub>	Battery Charger Power FET On Resistance (Between V <sub>OUT</sub> and BAT)				0.18		Ω
T <sub>LIM</sub>	Junction Temperature in Constant Temperature Mode				110		°C



SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
NTC						
$\overline{V_{COLD}}$	Cold Temperature Fault Threshold Voltage	Rising Threshold Hysteresis	75.0	76.5 1.5	78.0	%V <sub>BUS</sub>
V <sub>HOT</sub>	Hot Temperature Fault Threshold Voltage	Rising Threshold Hysteresis	33.4	34.9 1.5	36.4	%V <sub>BUS</sub>
$V_{DIS}$	NTC Disable Threshold Voltage	Falling Threshold Hysteresis	0.7	1.7 50	2.7	%V <sub>BUS</sub> mV
I <sub>NTC</sub>	NTC Leakage Current	$V_{NTC} = V_{BUS} = 5V$	-50		50	nA
Ideal Diode						
$V_{FWD}$	Forward Voltage	V <sub>BUS</sub> = 0V, I <sub>OUT</sub> = 10mA I <sub>OUT</sub> = 10mA		2 15		mV mV
R <sub>DROPOUT</sub>	Internal Diode On Resistance, Dropout	V <sub>BUS</sub> = 0V		0.18		Ω
I <sub>MAX_DIODE</sub>	Internal Diode Current Limit		1.6			А
Always On 3.3V	LDO Supply					
V <sub>LD03V3</sub>	Regulated Output Voltage	0mA < I <sub>LD03V3</sub> < 25mA	3.1	3.3	3.5	V
R <sub>CL_LD03V3</sub>	Closed-Loop Output Resistance			4		Ω
R <sub>0L_LD03V3</sub>	Dropout Output Resistance			23		Ω
Logic (I <sub>LIMO</sub> , I <sub>LIM</sub>	<sub>11</sub> , EN1, EN2, EN3)					
$\overline{V_{IL}}$	Logic Low Input Voltage				0.4	V
$V_{IH}$	Logic High Input Voltage		1.2			V
I <sub>PD1</sub>	I <sub>LIMO</sub> , I <sub>LIM1</sub> , EN1, EN2, EN3 Pull-Down Currents			2		μА
I <sup>2</sup> C Port	-					
DV <sub>CC</sub>	Input Supply Voltage		1.6		5.5	V
I <sub>DVCC</sub>	DV <sub>CC</sub> Current	SCL/SDA = 0kHz		0.5		μА
V <sub>DVCC_UVLO</sub>	DV <sub>CC</sub> UVLO			1.0		V
ADDRESS	I <sup>2</sup> C Address			0001 001[0	]	
V <sub>IH</sub> , SDA, SCL V <sub>IL</sub> , SDA, SCL	Input High Threshold Input Low Threshold		70		30	%DV <sub>CC</sub> %DV <sub>CC</sub>
I <sub>PD2</sub> SDA, SCL	Pull-Down Current			2		μА
$V_{OL}$	Digital Output Low (SDA)	I <sub>PULLUP</sub> = 3mA			0.4	V
f <sub>SCL</sub>	Clock Operating Frequency		400			kHz
t <sub>BUF</sub>	Bus Free Time Between Stop and Start Condition		1.3			μѕ
t <sub>HD_STA</sub>	Hold Time After (Repeated) Start Condition		0.6			μs
t <sub>SU_STA</sub>	Repeated Start Condition Setup Time		0.6			μs
t <sub>SU_STD</sub>	Stop Condition Time		0.6			μs
t <sub>HD_DAT(OUT)</sub>	Data Hold Time		225			ns
t <sub>HD_DAT(IN)</sub>	Input Data Hold Time		0		900	ns
t <sub>SU_DAT</sub>	Data Setup Time		100			ns
$\overline{t_{LOW}}$	Clock Low Period		1.3			μs

TECHNOLOGY TECHNOLOGY

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>HIGH</sub>	Clock High Period		0.6			μs
$\overline{t_f}$	Clock Data Fall Time		20		300	ns
$\overline{t_r}$	Clock Data Rise Time		20		300	ns
t <sub>SP</sub>	Spike Suppression Time		50			ns
General Purpos	se Switching Regulators 1, 2 and 3					
V <sub>IN1,2,3</sub>	Input Supply Voltage		2.7		5.5	V
V <sub>OUTUVLO</sub>	V <sub>OUT</sub> UVLO—V <sub>OUT</sub> Falling V <sub>OUT</sub> UVLO—V <sub>OUT</sub> Rising	V <sub>IN1,2,3</sub> Connected to V <sub>OUT</sub> Through Low Impedance. Switching Regulators are Disabled in UVLO	2.5	2.6 2.8	2.9	V
f <sub>OSC</sub>	Oscillator Frequency		1.8	2.25	2.7	MHz
I <sub>FB1,2,3</sub>	FBx Input Current	V <sub>FB1,2,3</sub> = 0.85V	-50		50	nA
D <sub>1,2,3</sub>	Maximum Duty Cycle		100			%
R <sub>SW1,2,3_PD</sub>	SWx Pull-Down in Shutdown			10		kΩ
General Purpos	se Switching Regulator 1		'			
I <sub>VIN1</sub>	Pulse Skip Mode Input Current Burst Mode Input Current Forced Burst Mode® Input Current LDO Mode Input Current Shutdown Input Current	I <sub>OUT1</sub> = 0μA (Note 6) I <sub>OUT1</sub> = 0μA, FB1 = 0V		225 35 20 20	60 35 35 1	Αμ Αμ Αμ Αμ
I <sub>LIM1</sub>	PMOS Switch Current Limit	Pulse Skip/Burst Mode Operation	600	800	1100	mA
I <sub>OUT1</sub>	Available Output Current	Pulse Skip/Burst Mode Operation (GBNT) Forced Burst Mode Operation (GBNT) LDO Mode (GBNT)	400 60 50			mA mA mA
$V_{FB1}$	V <sub>FB1</sub> Servo Voltage	(Note 7)	0.78	0.80	0.82	V
R <sub>P1</sub>	PMOS R <sub>DS(ON)</sub>			0.6		Ω
R <sub>N1</sub>	NMOS R <sub>DS(ON)</sub>			0.7		Ω
R <sub>LDO_CL1</sub>	LDO Mode Closed-Loop R <sub>OUT</sub>			0.25		Ω
R <sub>LDO_OL1</sub>	LDO Mode Open-Loop R <sub>OUT</sub>	(Note 8)		2.5		Ω
General Purpos	se Switching Regulator 2		,			
I <sub>VIN2</sub>	Pulse Skip Mode Input Current Burst Mode Input Current Forced Burst Mode Input Current LDO Mode Input Current Shutdown Input Current	I <sub>OUT2</sub> = 0μA (Note 6) I <sub>OUT2</sub> = 0μA, FB2 = 0V		225 35 20 20	60 35 35 1	Αμ Αμ Αμ Αμ
I <sub>LIM2</sub>	PMOS Switch Current Limit	Pulse Skip/Burst Mode Operation	600	800	1100	mA
I <sub>OUT2</sub>	Available Output Current	Pulse Skip/Burst Mode Operation (GBNT) Forced Burst Mode Operation (GBNT) LDO Mode (GBNT)	400 60 50			mA mA mA
V <sub>FBHIGH2</sub>	Maximum Servo Voltage	Full Scale (1, 1, 1, 1) (Note 7)	0.78	0.80	0.82	V
V <sub>FBLOW2</sub>	Minimum Servo Voltage	Zero Scale (0, 0, 0, 0) (Note 7)	0.405	0.425	0.445	V
$V_{LSB2}$	V <sub>FB2</sub> Servo Voltage Step Size			25		mV

 $\label{lem:burst-mode} \textbf{Burst-Mode is a registered trademark of Linear Technology Corporation}.$ 



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
R <sub>P2</sub>	PMOS R <sub>DS(ON)</sub>				0.6		Ω
R <sub>N2</sub>	NMOS R <sub>DS(ON)</sub>				0.7		Ω
R <sub>LDO_CL2</sub>	LDO Mode Closed-Loop R <sub>OUT</sub>				0.25		Ω
R <sub>LDO_OL2</sub>	LDO Mode Open-Loop R <sub>OUT</sub>	(Note 8)			2.5		Ω
	se Switching Regulator 3						
I <sub>VIN3</sub>	Pulse Skip Mode Input Current Burst Mode Input Current Forced Burst Mode Input Current LDO Mode Input Current Shutdown Input Current	I <sub>OUT3</sub> = 0μA (Note 6) I <sub>OUT3</sub> = 0μA, FB3 = 0V			225 35 20 20	60 35 35 1	Αμ Αμ Αμ Αμ
I <sub>LIM3</sub>	PMOS Switch Current Limit	Pulse Skip/Burst Mode Operation	1 1	1500	2000	2800	mA
I <sub>OUT3</sub>	Available Output Current	Pulse Skip/Burst Mode Operation (GBNT) Forced Burst Mode Operation (GBNT) LDO Mode (GBNT)	1 1	1000 150 50			mA mA mA
V <sub>FBHIGH3</sub>	Maximum Servo Voltage	Full Scale (1, 1, 1, 1) (Note 7)		0.78	0.80	0.82	V
V <sub>FBLOW3</sub>	Minimum Servo Voltage	Zero Scale (0, 0, 0, 0) (Note 7)	(	0.405	0.425	0.445	V
$V_{LSB3}$	V <sub>FB</sub> Servo Voltage Step Size				25		mV
R <sub>P3</sub>	PMOS R <sub>DS(ON)</sub>				0.18		Ω
R <sub>N3</sub>	NMOS R <sub>DS(ON)</sub>				0.30		Ω
R <sub>LDOCL3</sub>	LDO Mode Closed Loop R <sub>OUT</sub>				0.25		Ω
R <sub>LD00L3</sub>	LDO Mode Open Loop R <sub>OUT</sub>	(Note 8)			2.5		Ω
t <sub>RST3</sub>	Power On Reset Time for Switching Regulator	V <sub>FB3</sub> Within 92% of Final Value to RST3 Hi-Z			230		ms

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3555E is guaranteed to meet performance specifications from  $0^{\circ}$ C to 85°C. Specifications over the  $-40^{\circ}$ C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:** The LTC3555E includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4: Total input current is the sum of quiescent current,  $I_{VBUSQ}$ , and measured current given by:

V<sub>CLPROG</sub>/R<sub>CLPROG</sub> • (h<sub>CLPROG</sub> +1)

Note 5:  $h_{\text{C/10}}$  is expressed as a fraction of measured full charge current with indicated PROG resistor.


**Note 6:** FBx above regulation such that regulator is in sleep. Specification does not include resistive divider current reflected back to  $V_{\text{INx}}$ .

**Note 7:** Applies to Pulse Skip, Burst Mode operation and Forced Burst Mode operation only.


Note 8: Inductor series resistance adds to open-loop R<sub>OUT</sub>.

LINEAR TECHNOLOGY


#### **Ideal Diode V-I Characteristics**




# Ideal Diode Resistance vs Battery Voltage




# Output Voltage vs Output Current (Battery Charger Disabled)




#### USB Limited Battery Charge Current vs Battery Voltage




#### USB Limited Battery Charge Current vs Battery Voltage




Battery Drain Current vs Battery Voltage




#### PowerPath Switching Regulator Efficiency vs Output Current





#### Battery Charging Efficiency vs Battery Voltage with No External Load (P<sub>BAT</sub>/P<sub>BUS</sub>)





# V<sub>BUS</sub> Current vs V<sub>BUS</sub> Voltage (Suspend)































































#### Switching Regulators 1, 2 Burst Mode Efficiency




#### Switching Regulators 1, 2 Forced Burst Mode Efficiency




# Switching Regulator 3 Pulse Skip Mode Efficiency




#### Switching Regulator 3 Burst Mode Efficiency




Switching Regulator 3 Forced Burst Mode Efficiency




# Switching Regulators 1, 2 Load Regulation at $V_{OUT1,2} = 1.2V$



Switching Regulators 1, 2 Load Regulation at V<sub>OUT1.2</sub> = 1.8V



Switching Regulators 1, 2 Load Regulation at  $V_{OUT1.2} = 2.5V$ 





# PIN FUNCTIONS

**LD03V3** (Pin 1): 3.3V LD0 Output Pin. This pin provides a regulated always-on 3.3V supply voltage. LD03V3 gets its power from  $V_{OUT}$ . It may be used for light loads such as a watch dog microprocessor or real time clock. A 1 $\mu$ F capacitor is required from LD03V3 to ground. If the LD03V3 output is not used it should be disabled by connecting it to  $V_{OUT}$ .

**CLPROG (Pin 2):** USB Current Limit Program and Monitor Pin. A resistor from CLPROG to ground determines the upper limit of the current drawn from the  $V_{BUS}$  pin. A fraction of the  $V_{BUS}$  current is sent to the CLPROG pin when the synchronous switch of the PowerPath switching regulator is on. The switching regulator delivers power until the CLPROG pin reaches 1.188V. Several  $V_{BUS}$  current limit settings are available via user input which will typically correspond to the 500mA and 100mA USB specifications. A multi-layer ceramic averaging capacitor or R-C network is required at CLPROG for filtering.

**NTC (Pin 3):** Input to the Thermistor Monitoring Circuits. The NTC pin connects to a battery's thermistor to determine if the battery is too hot or too cold to charge. If the battery's temperature is out of range, charging is paused until it re-enters the valid range. A low drift bias resistor is required from  $V_{BUS}$  to NTC and a thermistor is required from NTC to ground. If the NTC function is not desired, the NTC pin should be grounded.

**FB2** (**Pin 4**): Feedback Input for Switching Regulator 2. When regulator 2's control loop is complete, this pin servos to 1 of 16 possible set-points based on the commanded value from the I<sup>2</sup>C serial port. See Table 4.

 $V_{IN2}$  (Pin 5): Power Input for Switching Regulator 2. This pin will generally be connected to  $V_{OUT}$ . A 1 $\mu$ F MLCC capacitor is recommended on this pin.

**SW2 (Pin 6):** Power Transmission Pin for Switching Regulator 2.

**EN2 (Pin 7):** Logic Input. This logic input pin independently enables switching regulator 2. This pin is logically OR-ed with its corresponding bit in the I<sup>2</sup>C serial port. See Table 2.

 $DV_{CC}$  (Pin 8): Logic Supply for the I<sup>2</sup>C Serial Port. If the serial port is not needed it can be disabled by grounding DV<sub>CC</sub>. When DV<sub>CC</sub> is grounded, chip control is automatically passed to the individual logic input pins.

**SCL** (**Pin 9**): Clock Input Pin for the I $^2$ C Serial Port. The I $^2$ C logic levels are scaled with respect to DV $_{CC}$ . If DV $_{CC}$  is grounded, the SCL pin is equivalent to the B5 bit in the I $^2$ C serial port. SCL in conjunction with SDA determine the operating modes of switching regulators 1, 2 and 3 when DV $_{CC}$  is grounded. See Tables 2 and 5.

**SDA (Pin 10):** Data Input Pin for the  $I^2C$  Serial Port. The  $I^2C$  logic levels are scaled with respect to  $DV_{CC}$ . If  $DV_{CC}$  is grounded, the SDA pin is equivalent to the B6 bit in the  $I^2C$  serial port. SDA in conjunction with SCL determine the operating modes of switching regulators 1, 2 and 3 when  $DV_{CC}$  is grounded. See Tables 2 and 5.

 $V_{IN3}$  (Pin 11): Power Input for Switching Regulator 3. This pin will generally be connected to  $V_{OUT}$ . A 1 $\mu$ F MLCC capacitor is recommended on this pin.

**SW3 (Pin 12):** Power Transmission Pin for Switching Regulator 3.

**EN3 (Pin 13):** Logic Input. This logic input pin independently enables switching regulator 3. This pin is logically OR-ed with its corresponding bit in the I<sup>2</sup>C serial port. See Table 2.

**FB3 (Pin 14):** Feedback Input for Switching Regulator 3. When regulator 3's control loop is complete, this pin servos to 1 of 16 possible set-points based on the commanded value from the I<sup>2</sup>C serial port. See Table 4.

**RST3** (**Pin 15**): Logic Output. This in an open-drain output which indicates that switching regulator 3 has settled to its final value. It can be used as a power-on reset for the primary microprocessor or to enable the other switching regulators for supply sequencing.

**EN1 (Pin 16):** Logic Input. This logic input pin independently enables switching regulator 1. This pin is logically OR-ed with its corresponding bit in the I<sup>2</sup>C serial port. See Table 2.



# PIN FUNCTIONS

**SW1 (Pin 17):** Power Transmission Pin for Switching Regulator 1.

 $V_{IN1}$  (Pin 18): Power Input for Switching Regulator 1. This pin will generally be connected to  $V_{OUT}$ . A 1 $\mu$ F MLCC capacitor is recommended on this pin.

**FB1 (Pin 19):** Feedback Input for Switching Regulator 1. When regulator 1's control loop is complete, this pin servos to a fixed voltage of 0.8V.

**PROG** (Pin 20): Charge Current Program and Charge Current Monitor Pin. Connecting a resistor from PROG to ground programs the charge current. If sufficient input power is available in constant-current mode, this pin servos to 1V. The voltage on this pin always represents the actual charge current.

CHRG (Pin 21): Open-Drain Charge Status Output. The CHRG pin indicates the status of the battery charger. Four possible states are represented by CHRG: charging, not charging, unresponsive battery and battery temperature out of range. CHRG is modulated at 35kHz and switches between a low and a high duty cycle for easy recognition by either humans or microprocessors. See Table 1. CHRG requires a pull-up resistor and/or LED to provide indication.

**GATE (Pin 22):** Analog Output. This pin controls the gate of an optional external P-channel MOSFET transistor used to supplement the ideal diode between  $V_{OUT}$  and BAT. The external ideal diode operates in parallel with the internal ideal diode. The source of the P-channel MOSFET should be connected to  $V_{OUT}$  and the drain should be connected to BAT. If the external ideal diode FET is not used, GATE should be left floating.

**BAT (Pin 23):** Single Cell Li-Ion Battery Pin. Depending on available  $V_{BUS}$  power, a Li-Ion battery on BAT will either deliver power to  $V_{OUT}$  through the ideal diode or be charged from  $V_{OUT}$  via the battery charger.

 $V_{OUT}$  (Pin 24): Output voltage of the Switching PowerPath Controller and Input Voltage of the Battery Charger. The majority of the portable product should be powered from  $V_{OUT}$ . The LTC3555 will partition the available power between the external load on  $V_{OUT}$  and the internal battery charger. Priority is given to the external load and any extra power is used to charge the battery. An ideal diode from BAT to  $V_{OUT}$  ensures that  $V_{OUT}$  is powered even if the load exceeds the allotted power from  $V_{BUS}$  or if the  $V_{BUS}$  power source is removed.  $V_{OUT}$  should be bypassed with a low impedance ceramic capacitor.


 $V_{BUS}$  (Pin 25): Primary Input Power Pin. This pin delivers power to  $V_{OUT}$  via the SW pin by drawing controlled current from a DC source such as a USB port or wall adapter.

**SW** (**Pin 26**): Power Transmission Pin for the USB Power Path. The SW pin delivers power from  $V_{BUS}$  to  $V_{OUT}$  via the step-down switching regulator. A 3.3µH inductor should be connected from SW to  $V_{OUT}$ .

 $I_{LIM0}$ ,  $I_{LIM1}$  (Pins 27, 28): Logic Inputs.  $I_{LIM0}$  and  $I_{LIM1}$  control the current limit of the PowerPath switching regulator. See Table 3. Both of the  $I_{LIM0}$  and  $I_{LIM1}$  pins are logically OR-ed with their corresponding bits in the  $I^2C$  serial port. See Table 2.

**Exposed Pad (Pin 29):** Ground. The Exposed Pad should be connected to a continuous ground plane on the second layer of the printed circuit board by several vias directly under the LTC3555.


# **BLOCK DIAGRAM**





# TIMING DIAGRAM

#### I<sup>2</sup>C Timing Diagram



# **OPERATION**

#### Introduction

The LTC3555 is a highly integrated power management IC which includes a high efficiency switch mode PowerPath controller, a battery charger, an ideal diode, an always-on LDO and three general purpose step-down switching regulators. The entire chip is controlled by either direct digital control or by an I<sup>2</sup>C serial port or both.

Designed specifically for USB applications, the PowerPath controller incorporates a precision average input current step-down switching regulator to make maximum use of the allowable USB power. Because power is conserved, the LTC3555 allows the load current on  $V_{OUT}$  to exceed the current drawn by the USB port without exceeding the USB load specifications.

The PowerPath switching regulator and battery charger communicate to ensure that the input current never violates the USB specifications.

The ideal diode from BAT to  $V_{OUT}$  guarantees that ample power is always available to  $V_{OUT}$  even if there is insufficient or absent power at  $V_{BUS}$ .

An "always on" LDO provides a regulated 3.3V from available power at  $V_{OUT}$ . Drawing very little quiescent current, this LDO will be on at all times and can be used to supply

up to 25mA.

The three general purpose switching regulators can be independently enabled via either direct digital control or by operating the I<sup>2</sup>C serial port. Under I<sup>2</sup>C control, two of the three switching regulators have adjustable set-points so that voltages can be reduced when high processor performance is not needed. Along with constant frequency PWM mode, all three switching regulators have a low power burst-only mode setting as well as automatic Burst Mode operation and LDO modes for significantly reduced quiescent current under light load conditions.

### **High Efficiency Switching PowerPath Controller**

Whenever  $V_{BUS}$  is available and the PowerPath switching regulator is enabled, power is delivered from  $V_{BUS}$  to  $V_{OUT}$  via SW.  $V_{OUT}$  drives the combination of the external load (switching regulators 1, 2 and 3) and the battery charger.

If the combined load does not exceed the PowerPath switching regulator's programmed input current limit,  $V_{OUT}$  will track 0.3V above the battery. By keeping the voltage across the battery charger low, efficiency is optimized because power lost to the linear battery charger is minimized. Power available to the external load is therefore optimized.



If the combined load at  $V_{OUT}$  is large enough to cause the switching power supply to reach the programmed input current limit, the battery charger will reduce its charge current by that amount necessary to enable the external load to be satisfied. Even if the battery charge current is set to exceed the allowable USB current, the USB specification will not be violated. The switching regulator will limit the average input current so that the USB specification is never violated. Furthermore, load current at  $V_{OUT}$  will always be prioritized and only excess available power will be used to charge the battery.

If the voltage at BAT is below 3.3V, or the battery is not present, and the load requirement does not cause the switching regulator to exceed the USB specification,  $V_{OUT}$  will regulate at 3.6V. If the load exceeds the available power,  $V_{OUT}$  will drop to a voltage between 3.6V and the battery voltage. If there is no battery present when the load exceeds the available USB power,  $V_{OUT}$  can drop toward ground.

The power delivered from  $V_{BUS}$  to  $V_{OUT}$  is controlled by a 2.25MHz constant-frequency step-down switching regulator. To meet the USB maximum load specification, the switching regulator includes a control loop which ensures that the average input current is below the level programmed at CLPROG.

The current at CLPROG is a fraction ( $h_{CLPROG}^{-1}$ ) of the  $V_{BUS}$  current. When a programming resistor and an averaging capacitor are connected from CLPROG to GND, the voltage on CLPROG represents the average input current of the switching regulator. When the input current approaches the programmed limit, CLPROG reaches  $V_{CLPROG}$ , 1.188V, and power out is held constant. The input current limit is programmed by the  $I_{LIMO}$  and  $I_{LIM1}$  pins or by the  $I^2C$  serial port. It can be configured to limit average input current to one of several possible settings as well as be deactivated (USB Suspend). The input current limit will be set by the  $V_{CLPROG}$  servo voltage and the resistor on CLPROG according to the following expression:

$$I_{VBUS} = I_{VBUSQ} + \frac{V_{CLPROG}}{R_{CLPROG}} \bullet (h_{CLPROG} + 1)$$

Figure 1 shows the range of possible voltages at  $V_{OUT}$  as a function of battery voltage.




Figure 1. V<sub>OUT</sub> vs BAT

#### Ideal Diode from BAT to Vout

The LTC3555 has an internal ideal diode as well as a controller for an optional external ideal diode. The ideal diode controller is always on and will respond quickly whenever  $V_{OUT}$  drops below BAT.

If the load current increases beyond the power allowed from the switching regulator, additional power will be pulled from the battery via the ideal diode. Furthermore, if power to  $V_{BUS}$  (USB or wall power) is removed, then all of the application power will be provided by the battery via the ideal diode. The transition from input power to battery power at  $V_{OUT}$  will be quick enough to allow only the  $10\mu F$  capacitor to keep  $V_{OUT}$  from drooping. The ideal diode consists of a precision amplifier that enables a large on-chip P-channel MOSFET transistor whenever the voltage




Figure 2. Ideal Diode Operation





at  $V_{OUT}$  is approximately 15mV ( $V_{FWD}$ ) below the voltage at BAT. The resistance of the internal ideal diode is approximately 180m $\Omega$ . If this is sufficient for the application, then no external components are necessary. However, if more conductance is needed, an external P-channel MOSFET transistor can be added from BAT to  $V_{OUT}$ .

When an external P-channel MOSFET transistor is present, the GATE pin of the LTC3555 drives its gate for automatic ideal diode control. The source of the external P-channel MOSFET should be connected to  $V_{OUT}$  and the drain should be connected to BAT. Capable of driving a 1nF load, the GATE pin can control an external P-channel MOSFET transistor having an on-resistance of  $40m\Omega$  or lower.

#### Suspend LDO

If the LTC3555 is configured for USB suspend mode, the switching regulator is disabled and the suspend LDO provides power to the  $V_{OUT}$  pin (presuming there is power available to  $V_{BUS}$ ). This LDO will prevent the battery from running down when the portable product has access to a suspended USB port. Regulating at 4.6V, this LDO only becomes active when the switching converter is disabled (Suspended). To remain compliant with the USB specification, the input to the LDO is current limited so that it will not exceed the 500µA low power suspend specification.

If the load on  $V_{OUT}$  exceeds the suspend current limit, the additional current will come from the battery via the ideal diode.

#### 3.3V Always-On LDO Supply

The LTC3555 includes a low quiescent current low dropout regulator that is always powered. This LDO can be used to provide power to a system pushbutton controller, standby microcontroller or real time clock. Designed to deliver up to 25mA, the always-on LDO requires at least a 1µF low impedance ceramic bypass capacitor for compensation. The LDO is powered from  $V_{OUT}$ , and therefore will enter dropout at loads less than 25mA as  $V_{OUT}$  falls near 3.3V. If the LDO3V3 output is not used, it should be disabled by connecting it to  $V_{OUT}$ .

#### V<sub>BUS</sub> Undervoltage Lockout (UVLO)

An internal undervoltage lockout circuit monitors  $V_{BUS}$  and keeps the PowerPath switching regulator off until  $V_{BUS}$  rises above 4.30V and is about 200mV above the battery voltage. Hysteresis on the UVLO turns off the regulator if  $V_{BUS}$  drops below 4.00V or to within 50mV of BAT. When this happens, system power at  $V_{OUT}$  will be drawn from the battery via the ideal diode.




Figure 3. PowerPath Block Diagram

TECHNOLOGY AND THE CHINA CONTROL OF THE CHINA CONTR

35551

#### **Battery Charger**

The LTC3555 includes a constant-current / constant-voltage battery charger with automatic recharge, automatic termination by safety timer, low voltage trickle charging, bad cell detection and thermistor sensor input for out-of-temperature charge pausing.

#### **Battery Preconditioning**

When a battery charge cycle begins, the battery charger first determines if the battery is deeply discharged. If the battery voltage is below  $V_{TRKL}$ , typically 2.85V, an automatic trickle charge feature sets the battery charge current to 10% of the programmed value. If the low voltage persists for more than 1/2 hour, the battery charger automatically terminates and indicates via the  $\overline{CHRG}$  pin that the battery was unresponsive.

Once the battery voltage is above 2.85V, the battery charger begins charging in full power constant-current mode. The current delivered to the battery will try to reach 1022V/ RPROG. Depending on available input power and external load conditions, the battery charger may or may not be able to charge at the full programmed rate. The external load will always be prioritized over the battery charge current. The USB current limit programming will always be observed and only additional power will be available to charge the battery. When system loads are light, battery charge current will be maximized.

# **Charge Termination**

The battery charger has a built-in safety timer. When the voltage on the battery reaches the pre-programmed float voltage of 4.200V, the battery charger will regulate the battery voltage and the charge current will decrease naturally. Once the battery charger detects that the battery has reached 4.200V, the four hour safety timer is started. After the safety timer expires, charging of the battery will discontinue and no more current will be delivered.

### **Automatic Recharge**

After the battery charger terminates, it will remain off drawing only microamperes of current from the battery. If the portable product remains in this state long enough, the battery will eventually self discharge. To ensure that

the battery is always topped off, a charge cycle will automatically begin when the battery voltage falls below 4.1V. In the event that the safety timer is running when the battery voltage falls below 4.1V, it will reset back to zero. To prevent brief excursions below 4.1V from resetting the safety timer, the battery voltage must be below 4.1V for more than 1.3ms. The charge cycle and safety timer will also restart if the  $V_{BUS}$  UVLO cycles low and then high (e.g.,  $V_{BUS}$  is removed and then replaced), or if the battery charger is cycled on and off by the  $I^2C$  port.

#### **Charge Current**

The charge current is programmed using a single resistor from PROG to ground. 1/1022th of the battery charge current is sent to PROG which will attempt to servo to 1.000V. Thus, the battery charge current will try to reach 1022 times the current in the PROG pin. The program resistor and the charge current are calculated using the following equations:

$$R_{PROG} = \frac{1022V}{I_{CHRG}}, I_{CHRG} = \frac{1022V}{R_{PROG}}$$

In either the constant-current or constant-voltage charging modes, the voltage at the PROG pin will be proportional to the actual charge current delivered to the battery. Therefore, the actual charge current can be determined at any time by monitoring the PROG pin voltage and using the following equation:

$$I_{BAT} = \frac{V_{PROG}}{R_{PROG}} \bullet 1022$$

In many cases, the actual battery charge current,  $I_{BAT}$ , will be lower than  $I_{CHG}$  due to limited input power available and prioritization with the system load drawn from  $V_{OUT}$ .

#### **Charge Status Indication**

The CHRG pin indicates the status of the battery charger. Four possible states are represented by CHRG which include charging, not charging, unresponsive battery, and battery temperature out of range.

The signal at the CHRG pin can be easily recognized as one of the above four states by either a human or a microprocessor. An open-drain output, the CHRG pin can



drive an indicator LED through a current limiting resistor for human interfacing or simply a pull-up resistor for microprocessor interfacing.

To make the CHRG pin easily recognized by both humans and microprocessors, the pin is either Low for charging, High for not charging, or it is switched at high frequency (35kHz) to indicate the two possible faults, unresponsive battery and battery temperature out of range.

When charging begins, CHRG is pulled low and remains low for the duration of a normal charge cycle. When charging is complete, i.e., the BAT pin reaches 4.200V and the charge current has dropped to one tenth of the programmed value, the CHRG pin is released (Hi-Z). If a fault occurs, the pin is switched at 35kHz. While switching, its duty cycle is modulated between a high and low value at a very low frequency. The low and high duty cycles are disparate enough to make an LED appear to be on or off thus giving the appearance of "blinking". Each of the two faults has its own unique "blink" rate for human recognition as well as two unique duty cycles for machine recognition.

The  $\overline{\text{CHRG}}$  pin does not respond to the C/10 threshold if the LTC3555 is in V<sub>BUS</sub> current limit. This prevents false end of charge indications due to insufficient power available to the battery charger.

Table 1 illustrates the four possible states of the CHRG pin when the battery charger is active.

Table 1. CHRG Signal

STATUS	FREQUENCY	MODULATION (BLINK) FREQUENCY	DUTY CYCLES
Charging	0Hz	0Hz (Lo-Z)	100%
Not Charging	0Hz	0Hz (Hi-Z)	0%
NTC Fault	35kHz	1.5Hz at 50%	6.25% to 93.75%
Bad Battery	35kHz	6.1Hz at 50%	12.5% to 87.5%

An NTC fault is represented by a 35kHz pulse train whose duty cycle varies between 6.25% and 93.75% at a 1.5Hz rate. A human will easily recognize the 1.5Hz rate as a "slow" blinking which indicates the out-of-range battery temperature while a microprocessor will be able to decode either the 6.25% or 93.75% duty cycles as an NTC fault.

If a battery is found to be unresponsive to charging (i.e., its voltage remains below 2.85V for 1/2 hour), the CHRG pin gives the battery fault indication. For this fault, a human

would easily recognize the frantic 6.1Hz "fast" blink of the LED while a microprocessor would be able to decode either the 12.5% or 87.5% duty cycles as a bad battery fault.

Note that the LTC3555 is a three terminal PowerPath product where system load is always prioritized over battery charging. Due to excessive system load, there may not be sufficient power to charge the battery beyond the trickle charge threshold voltage within the bad battery timeout period. In this case, the battery charger will falsely indicate a bad battery. System software may then reduce the load and reset the battery charger to try again.

Although very improbable, it is possible that a duty cycle reading could be taken at the bright-dim transition (low duty cycle to high duty cycle). When this happens the duty cycle reading will be precisely 50%. If the duty cycle reading is 50%, system software should disqualify it and take a new duty cycle reading.

#### **NTC Thermistor**

The battery temperature is measured by placing a negative temperature coefficient (NTC) thermistor close to the battery pack.

To use this feature, connect the NTC thermistor,  $R_{NTC}$ , between the NTC pin and ground and a resistor,  $R_{NOM}$ , from  $V_{BUS}$  to the NTC pin.  $R_{NOM}$  should be a 1% resistor with a value equal to the value of the chosen NTC thermistor at 25°C (R25). A 100k thermistor is recommended since thermistor current is not measured by the LTC3555 and will have to be budgeted for USB compliance.

The LTC3555 will pause charging when the resistance of the NTC thermistor drops to 0.54 times the value of R25 or approximately 54k. For a Vishay "Curve 1" thermistor, this corresponds to approximately 40°C. If the battery charger is in constant voltage (float) mode, the safety timer also pauses until the thermistor indicates a return to a valid temperature. As the temperature drops, the resistance of the NTC thermistor rises. The LTC3555 is also designed to pause charging when the value of the NTC thermistor increases to 3.25 times the value of R25. For Vishay "Curve 1" this resistance, 325k, corresponds to approximately 0°C. The hot and cold comparators each have approximately 3°C of hysteresis to prevent oscillation

LINEAD

about the trip point. Grounding the NTC pin disables the NTC charge pausing function.

#### **Thermal Regulation**

To optimize charging time, an internal thermal feedback loop may automatically decrease the programmed charge current. This will occur if the die temperature rises to approximately 110°C. Thermal regulation protects the LTC3555 from excessive temperature due to high power operation or high ambient thermal conditions and allows the user to push the limits of the power handling capability with a given circuit board design without risk of damaging the LTC3555 or external components. The benefit of the LTC3555 thermal regulation loop is that charge current can be set according to actual conditions rather than worst-case conditions with the assurance that the battery charger will automatically reduce the current in worst-case conditions.

#### I<sup>2</sup>C Interface

The LTC3555 may receive commands from a host (master) using the standard I $^2$ C 2-wire interface. The Timing Diagram shows the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources, such as the LTC1694 I $^2$ C accelerator, are required on these lines. The LTC3555 is a receive-only slave device. The I $^2$ C control signals, SDA and SCL are scaled internally to the DV $_{CC}$  supply. DV $_{CC}$  should be connected to the same power supply as the microcontroller generating the I $^2$ C signals.

The  $I^2C$  port has an undervoltage lockout on the  $DV_{CC}$  pin. When  $DV_{CC}$  is below approximately 1V, the  $I^2C$  serial port is cleared and switching regulators 2 and 3 are set to full scale.

#### **Bus Speed**

The I<sup>2</sup>C port is designed to be operated at speeds of up to 400kHz. It has built-in timing delays to ensure correct operation when addressed from an I<sup>2</sup>C compliant master device. It also contains input filters designed to suppress glitches should the bus become corrupted.

#### **Start and Stop Conditions**

A bus-master signals the beginning of a communication to a slave device by transmitting a Start condition. A Start condition is generated by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a Stop condition by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another I<sup>2</sup>C device.

#### **Byte Format**

Each byte sent to the LTC3555 must be eight bits long followed by an extra clock cycle for the Acknowledge bit to be returned by the LTC3555. The data should be sent to the LTC3555 most significant bit (MSB) first.

#### **Acknowledge**

The Acknowledge signal is used for handshaking between the master and the slave. An Acknowledge (active low) generated by the slave (LTC3555) lets the master know that the latest byte of information was received. The Acknowledge related clock pulse is generated by the master. The master releases the SDA line (high) during the Acknowledge clock cycle. The slave-receiver must pull down the SDA line during the Acknowledge clock pulse so that it remains a stable Low during the High period of this clock pulse.

#### Slave Address

The LTC3555 responds to only one 7-bit address which has been factory programmed to 0001001. The eighth bit of the address byte (R/W) must be 0 for the LTC3555 to recognize the address since it is a write only device. This effectively forces the address to be eight bits long where the least significant bit of the address is 0. If the correct seven bit address is given but the R/W bit is 1, the LTC3555 will not respond

#### **Bus Write Operation**

The master initiates communication with the LTC3555 with a Start condition and a 7-bit address followed by the Write Bit R/W = 0. If the address matches that of the LTC3555, the LTC3555 returns an Acknowledge. The master



Table 2. I<sup>2</sup>C Serial Port Mapping

A7	A6	A5	A4	A3	A2	A1	A0	В7	В6	B5	B4	В3	B2	B1	В0
		Regulato ee Table				Regulato ee Table		Disable Battery Charger	Switc Regul Mod (See Ta	ator les	Enable Regulator 1	Enable Regulator 2	Enable Regulator 3	1	Current nit able 3)

**Table 3. USB Current Limit Settings** 

B1 (I <sub>LIM1</sub> )	BO (I <sub>LIMO</sub> )	USB SETTING		
0	0	1x Mode (USB 100mA Limit)		
0	1	10x Mode (Wall 1A Limit)		
1	0	Suspend		
1	1	5x Mode (USB 500mA Limit)		

Table 4. Switching Regulator Servo Voltage

<b>A7</b>	A6	A5	A4	Switching Regulator 2 Servo Voltage
A3	A2	A1	A0	Switching Regulator 3 Servo Voltage
0	0	0	0	0.425V
0	0	0	1	0.450V
0	0	1	0	0.475V
0	0	1	1	0.500V
0	1	0	0	0.525V
0	1	0	1	0.550V
0	1	1	0	0.575V
0	1	1	1	0.600V
1	0	0	0	0.625V
1	0	0	1	0.650V
1	0	1	0	0.675V
1	0	1	1	0.700V
1	1	0	0	0.725V
1	1	0	1	0.750V
1	1	1	0	0.775V
1	1	1	1	0.800V

Table 5. General Purpose Switching Regulator Modes

B6 (SDA)*	B5 (SCL)*	Switching Regulator Mode		
0	0	Pulse Skip		
0	1	Forced Burst Mode Operation		
1	0	LDO Mode		
1	1	Burst Mode Operation		

<sup>\*</sup>SDA and SCL take on this context only when  $DV_{CC} = 0V$ .

should then deliver the most significant data byte. Again the LTC3555 acknowledges and the cycle is repeated for a total of one address byte and two data bytes. Each data byte is transferred to an internal holding latch upon the return of an Acknowledge. After both data bytes have been transferred to the LTC3555, the master may terminate the communication with a Stop condition. Alternatively, a Repeat-Start condition can be initiated by the master and another chip on the I<sup>2</sup>C bus can be addressed. This cycle can continue indefinitely and the LTC3555 will remember the last input of valid data that it received. Once all chips on the bus have been addressed and sent valid data, a global Stop condition can be sent and the LTC3555 will update its command latch with the data that it had received.

In certain circumstances the data on the I<sup>2</sup>C bus may become corrupted. In these cases the LTC3555 responds appropriately by preserving only the last set of complete data that it has received. For example, assume the LTC3555 has been successfully addressed and is receiving data when a Stop condition mistakenly occurs. The LTC3555 will ignore this stop condition and will not respond until a new Start condition, correct address, new set of data and Stop condition are transmitted.

Likewise, with only one exception, if the LTC3555 was previously addressed and sent valid data but not updated with a Stop, it will respond to any Stop that appears on the bus, independent of the number of Repeat-Starts that have occurred. If a Repeat-Start is given and the LTC3555 successfully acknowledges its address and first byte, it will not respond to a Stop until both bytes of the new data have been received and acknowledged.

# Disabling the I<sup>2</sup>C Port

The I $^2$ C serial port can be disabled by grounding the DV $_{CC}$  pin. In this mode, control automatically passes to the individual logic input pins EN1, EN2, EN3, I $_{LIM0}$ , I $_{LIM1}$ , SDA and SCL. Some functionality is not available in this mode





such as the programmability of switching regulators 2 and 3's output voltage and the battery charger disable feature. In this mode, both of the programmable switching regulators have a fixed servo voltage of 0.8V.

Because the SDA and SCL pins have no other context when  $DV_{CC}$  is grounded, these pins are re-mapped to control the switching regulator mode bits B5 and B6. SCL maps to B5 and SDA maps to B6.

#### RST3 Pin

The RST3 pin is an open-drain output used to indicate that switching regulator 3 has been enabled and has reached its final voltage. RST3 remains low impedance until regulator 3 reaches 92% of its regulation value. A 230ms delay is included to allow a system microcontroller ample time to reset itself. RST3 may be used as a power-on reset to the microprocessor powered by regulator 3 or may be used to enable regulators 1 and/or 2 for supply sequencing. RST3 is an open-drain output and requires a pull-up resistor to the output voltage of regulator 3 or another appropriate power source

# **General Purpose Step-Down Switching Regulators**

The LTC3555 contains three general purpose 2.25MHz step-down constant-frequency current mode switching regulators. Two regulators provide up to 400mA and a third switching regulator can produce up to 1A. All three switching regulators can be programmed for a minimum output voltage of 0.8V and can be used to power a microcontroller core, microcontroller I/O, memory, disk drive or other logic circuitry. Two of the switching regulators have I<sup>2</sup>C programmable set-points for on-the-fly power savings. All three converters support 100% duty cycle operation (low dropout mode) when their input voltage drops very close to their output voltage. To suit a variety of applications, selectable mode functions can be used to trade-off noise for efficiency. Four modes are available to control the operation of the LTC3555's general purpose switching regulators. At moderate to heavy loads, the Pulse Skip mode provides the least noise switching solution. At lighter loads, either Burst Mode operation, Forced Burst Mode operation or LDO mode may be selected. The switching regulators include soft-start to limit inrush current when powering on, short-circuit current protection and switch

node slew limiting circuitry to reduce radiated EMI. No external compensation components are required. The operating mode of the regulators may be set by either  $\rm I^2C$  control or by manual control of the SDA and SCL pins if the  $\rm I^2C$  port is not used. Each converter may be individually enabled by either their external control pins EN1, EN2, EN3 or by the  $\rm I^2C$  port. Switching regulators 2 and 3, have individual programmable feedback servo voltages via  $\rm I^2C$  control. The switching regulator input supplies  $\rm V_{IN1}, \rm V_{IN2}$  and  $\rm V_{IN3}$  will generally be connected to the system load pin  $\rm V_{OUT}$ .

### Step-Down Switching Regulator Output Voltage Programming

All three switching regulators can be programmed for output voltages greater than 0.8V. Switching regulators 2 and 3 have I<sup>2</sup>C programmable set-points while regulator 1 has a single fixed set-point. The full-scale output voltage for each switching regulator is programmed using a resistor divider from the switching regulator output connected to the feedback pins (FB1, FB2 and FB3) such that:

$$V_{OUTX} = V_{FBX} \left( \frac{R1}{R2} + 1 \right)$$

where  $V_{FBX}$  ranges from 0.425V to 0.8V for switching regulators 2 and 3 and  $V_{FBX}$  is fixed at 0.8V for switching regulator 1. See Figure 4

Typical values for R1 are in the range of 40k to 1M. The capacitor  $C_{FB}$  cancels the pole created by feedback resistors and the input capacitance of the FB pin and also helps to improve transient response for output voltages much greater than 0.8V. A variety of capacitor sizes can be used for  $C_{FB}$  but a value of 10pF is recommended for most applications. Experimentation with capacitor sizes between 2pF and 22pF may yield improved transient response.




Figure 4. Buck Converter Application Circuit



#### Step-Down Switching Regulator Operating Modes

The LTC3555's general purpose switching regulators include four possible operating modes to meet the noise/power needs of a variety of applications.

In Pulse Skip mode, an internal latch is set at the start of every cycle which turns on the main P-channel MOSFET switch. During each cycle, a current comparator compares the peak inductor current to the output of an error amplifier. The output of the current comparator resets the internal latch which causes the main P-channel MOSFET switch to turn off and the N-channel MOSFET synchronous rectifier to turn on. The N-channel MOSFET synchronous rectifier turns off at the end of the 2.25MHz cycle or if the current through the N-channel MOSFET synchronous rectifier drops to zero. Using this method of operation, the error amplifier adjusts the peak inductor current to deliver the required output power. All necessary compensation is internal to the switching regulator requiring only a single ceramic output capacitor for stability. At light loads in PWM mode, the inductor current may reach zero on each pulse which will turn off the N-channel MOSFET synchronous rectifier. In this case, the switch node (SW) goes high impedance and the switch node voltage will "ring". This is discontinuous mode operation, and is normal behavior for a switching regulator. At very light loads in Pulse Skip mode, the switching regulators will automatically skip pulses as needed to maintain output regulation.

At high duty cycles ( $V_{OUTx} > V_{INx}/2$ ) it is possible for the inductor current to reverse, causing the regulator to operate continuously at light loads. The is normal and regulation is maintained, but the supply current will increase to several milliamperes due to continuous switching.

In Forced Burst Mode operation, the switching regulators use a constant current algorithm to control the inductor current. By controlling the inductor current directly and using a hysteretic control loop, both noise and switching losses are minimized. In this mode output power is limited. While in Forced Burst Mode operation, the output capacitor is charged to a voltage slightly higher than the regulation point. The step-down converter then goes into sleep mode, during which the output capacitor provides the load current. In sleep mode, most of the regulator's circuitry is

powered down, helping conserve battery power. When the output voltage drops below a pre-determined value, the switching regulator circuitry is powered on and another burst cycle begins. The duration for which the regulator operates in sleep mode depends on the load current. The sleep time decreases as the load current increases. The maximum output current in Forced Burst Mode operation is about 100mA for switching regulators 1 and 2, and about 250mA for switching regulator 3. The step-down switching regulators will not enter Sleep mode if the maximum output current is exceeded in Forced Burst Mode operation and the output will drop out of regulation. Forced Burst Mode operation provides a significant improvement in efficiency at light loads at the expense of higher output ripple when compared to Pulse Skip mode. For many noise-sensitive systems, Forced Burst Mode operation might be undesirable at certain times (i.e., during a transmit or receive cycle of a wireless device), but highly desirable at others (i.e., when the device is in low power standby mode). The  $I^2C$ port can be used to enable or disable Forced Burst Mode operation at any time, offering both low noise and low power operation when they are needed.

In Burst Mode operation, the switching regulator automatically switches between fixed frequency PWM operation and hysteretic control as a function of the load current. At light loads, the regulators operate in hysteretic mode in much the same way as described for the Forced Burst operation. Burst Mode operation provides slightly less output ripple at the expense of slightly lower efficiency than Forced Burst mode operation. At heavy loads the switching regulator operates in the same manner as Pulse Skip operation at high loads. For applications that can tolerate some output ripple at low output currents, Burst Mode operation provides better efficiency than Pulse Skip at light loads while still providing the full specified output current of the switching regulator.

Finally, the switching regulators have an LDO mode that gives a DC option for regulating their output voltages. In LDO mode, the switching regulators are converted to linear regulators and deliver continuous power from their SWx pins through their respective inductors. This mode gives the lowest possible output noise as well as low quiescent current at light loads.

TECHNOLOGY TECHNOLOGY

The step-down switching regulators allow mode transition on the fly, providing seamless transition between modes even under load. This allows the user to switch back and forth between modes to reduce output ripple or increase low current efficiency as needed.

#### Step-Down Switching Regulator in Shutdown

The step-down switching regulators are in shutdown when not enabled for operation. In shutdown, all circuitry in the step-down switching regulator is disconnected from the switching regulator input supply leaving only a few nanoamperes of leakage current. The step-down switching regulator outputs are individually pulled to ground through a 10k resistor on the switch pins (SW1-SW3) when in shutdown.

# General Purpose Switching Regulator Dropout Operation

It is possible for a switching regulator's input voltage,  $V_{INx}$ , to approach its programmed output voltage (e.g., a battery voltage of 3.4V with a programmed output voltage of 3.3V). When this happens, the PMOS switch duty cycle increases until it is turned on continuously at 100%. In this dropout condition, the respective output voltage equals the regulator's input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor.

#### **Step-Down Switching Regulator Soft-Start Operation**

Soft-start is accomplished by gradually increasing the peak inductor current for each switching regulator over a 500µs period. This allows each output to rise slowly, helping minimize the battery surge current. A soft-start cycle occurs whenever a given switching regulator is enabled, or after a fault condition has occurred (thermal shutdown or UVLO). A soft-start cycle is not triggered by changing operating modes. This allows seamless output operation when transitioning between Forced Burst Mode, Burst Mode, Pulse Skip mode or LDO operation.

# Step-Down Switching Regulator Switching Slew Rate Control

The step-down switching regulators contain new patent pending circuitry to limit the slew rate of the switch node (SWx). This new circuitry is designed to transition the switch node over a period of a couple of nanoseconds, significantly reducing radiated EMI and conducted supply noise.

#### **Low Supply Operation**

The LTC3555 incorporates an undervoltage lockout circuit on  $V_{OUT}$  which shuts down the general purpose switching regulators when  $V_{OUT}$  drops below  $V_{OUTUVLO}$ . This UVLO prevents unstable operation.

# **APPLICATIONS INFORMATION**

# **CLPROG Resistor and Capacitor**

As described in the High Efficiency Switching PowerPath Controller section, the resistor on the CLPROG pin determines the average input current limit when the switching regulator is set to either the 1x mode (USB 100mA), the 5x mode (USB 500mA) or the 10x mode. The input current will be comprised of two components, the current that is used to drive  $V_{OUT}$  and the quiescent current of the switching regulator. To ensure that the USB specification is strictly met, both components of input current should be considered. The Electrical Characteristics table gives values for quiescent currents in either setting as well as

current limit programming accuracy. To get as close to the 500mA or 100mA specifications as possible, a 1% resistor should be used. Recall that  $I_{VBUS} = I_{VBUSQ} + V_{CLPROG}/R_{CLPPROG} \bullet (h_{CLPROG} + 1)$ .

An averaging capacitor or an R-C combination is required in parallel with the CLPROG resistor so that the switching regulator can determine the average input current. This network also provides the dominant pole for the feedback loop when current limit is reached. To ensure stability, the capacitor on CLPROG should be  $0.47\mu F$  or larger. Alternatively, faster transient response may be achieved with  $0.1\mu F$  in series with  $8.2\Omega$ .



#### **Choosing the PowerPath Inductor**

Because the average input current circuit does not measure reverse current (i.e., current from SW to  $V_{BUS}$ ), current reversal in the inductor at light loads will contribute an error to the average  $V_{BUS}$  current measurement. The error is conservative in that if the current reverses, the voltage at CLPROG will be higher than what would represent the actual average input current drawn. The current available for battery charging plus system load is thus reduced but the USB specification will not be violated.

This reduction in available  $V_{BUS}$  current will happen when the peak-peak inductor ripple is greater than twice the average current limit setting. For example, if the average current limit is set to 100mA, the peak-peak ripple should not exceed 200mA. If the input current is less than 100mA, the measurement accuracy may be reduced. However, this will not affect the average current loop since it will not be in regulation.

The LTC3555 includes a current-reversal comparator which monitors inductor current and disables the synchronous rectifier as current approaches zero. This comparator will minimize the effect of current reversal on the average input current measurement. For some low inductance values, however, the inductor current may still reverse slightly. This value depends on the speed of the comparator in relation to the slope of the current waveform, given by  $V_L/L$ .  $V_L$  is the voltage across the inductor (approximately  $-V_{OUT}$ ) and L is the inductance value.

An inductance value of  $3.3\mu H$  is a good starting value. The ripple will be small enough for the regulator to remain in continuous conduction at 100mA average  $V_{BUS}$  current. At lighter loads the current-reversal comparator will disable the synchronous rectifier for currents slightly above 0mA. As the inductance is reduced from this value, the LTC3555 will enter discontinuous conduction mode at progressively higher loads. Ripple at  $V_{OUT}$  will increase directly proportionally to the magnitude of inductor ripple. Transient response, however, will improve. The current mode controller controls inductor current to exactly the amount required by the load to keep  $V_{OUT}$  in regulation. A transient load step requires the inductor current to change

to a new level. Since inductor current cannot change instantaneously, the capacitance on  $V_{OUT}$  delivers or absorbs the difference in current until the inductor current can change to meet the new load demand. A smaller inductor changes its current more quickly for a given voltage drive than a larger inductor, resulting in faster transient response. A larger inductor will reduce output ripple and current ripple, but at the expense of reduced transient performance and a physically larger inductor package size. For this reason a larger  $C_{VOUT}$  will be required for larger inductor sizes.

The input regulator has an instantaneous peak current clamp to prevent the inductor from saturating during transient load or start-up conditions. The clamp is designed so that it does not interfere with normal operation at high loads and reasonable inductor ripple. It is intended to prevent inductor current runaway in case of a shorted output.

The DC winding resistance and AC core losses of the inductor will affect efficiency, and therefore available output power. These effects are difficult to characterize and vary by application. Some inductors that may be suitable for this application are listed in Table 6.

Table 6. Recommended Inductors

INDUCTOR Type	L (µH)	MAX I <sub>DC</sub> (A)	MAX DCR (Ω)	SIZE in mm (L × W × H)	MANUFACTURER
LPS4018	3.3	2.2	0.08	$3.9 \times 3.9 \times 1.7$	Coilcraft www.coilcraft.com
D53LC DB318C	3.3 3.3	2.26 1.55	0.034 0.070	$5 \times 5 \times 3$ $3.8 \times 3.8 \times 1.8$	Toko www.toko.com
WE-TPC Type M1	3.3	1.95	0.065	4.8 × 4.8 × 1.8	Wurth Elektronik www.we-online.com
CDRH6D12 CDRH6D38	3.3 3.3	2.2 3.5	0.0625 0.020	$6.7 \times 6.7 \times 1.5$ $7 \times 7 \times 4$	Sumida www.sumida.com

# $V_{BUS}$ and $V_{OUT}$ Bypass Capacitors

The style and value of capacitors used with the LTC3555 determine several important parameters such as regulator control-loop stability and input voltage ripple. Because the LTC3555 uses a step-down switching power supply from  $V_{BUS}$  to  $V_{OUT}$ , its input current waveform contains high frequency components. It is strongly recommended that a low equivalent series resistance (ESR) multilayer ceramic capacitor be used to bypass  $V_{BUS}$ . Tantalum and



aluminum capacitors are not recommended because of their high ESR. The value of the capacitor on  $V_{BUS}$  directly controls the amount of input ripple for a given load current. Increasing the size of this capacitor will reduce the input ripple.

To prevent large  $V_{OUT}$  voltage steps during transient load conditions, it is also recommended that a ceramic capacitor be used to bypass  $V_{OUT}$ . The output capacitor is used in the compensation of the switching regulator. At least  $4\mu F$  of actual capacitance with low ESR are required on  $V_{OUT}$ . Additional capacitance will improve load transient performance and stability.

Multilayer ceramic chip capacitors typically have exceptional ESR performance. MLCCs combined with a tight board layout and an unbroken ground plane will yield very good performance and low EMI emissions.

There are several types of ceramic capacitors available, each having considerably different characteristics. For example, X7R ceramic capacitors have the best voltage and temperature stability. X5R ceramic capacitors have apparently higher packing density but poorer performance over their rated voltage and temperature ranges. Y5V ceramic capacitors have the highest packing density, but must be used with caution because of their extreme non-linear characteristic of capacitance verse voltage. The actual in-circuit capacitance of a ceramic capacitor should be measured with a small AC signal as is expected in-circuit. Many vendors specify the capacitance verse voltage with a 1V<sub>RMS</sub> AC test signal and as a result, overstate the capacitance that the capacitor will present in the application. Using similar operating conditions as the application, the user must measure or request from the vendor the actual capacitance to determine if the selected capacitor meets the minimum capacitance that the application requires.

#### General Purpose Switching Regulator Inductor Selection

Many different sizes and shapes of inductors are available from numerous manufacturers. Choosing the right inductor from such a large selection of devices can be overwhelming, but following a few basic guidelines will make the selection process much simpler.

The general purpose step-down converters are designed to work with inductors in the range of 2.2µH to 10µH. For most applications a 4.7µH inductor is suggested for the lower power switching regulators 1 and 2 and 2.2µH is recommended for the more powerful switching regulator 3. Larger value inductors reduce ripple current which improves output ripple voltage. Lower value inductors result in higher ripple current and improved transient response time. To maximize efficiency, choose an inductor with a low DC resistance. For a 1.2V output, efficiency is reduced about 2% for  $100m\Omega$  series resistance at 400mA load current, and about 2% for  $300 \text{m}\Omega$  series resistance at 100 mAload current. Choose an inductor with a DC current rating at least 1.5 times larger than the maximum load current to ensure that the inductor does not saturate during normal operation. If output short circuit is a possible condition, the inductor should be rated to handle the maximum peak current specified for the step-down converters.

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or Permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. Inductors that are very thin or have a very small volume typically have much higher core and DCR losses, and will not give the best efficiency. The choice of which style inductor to use often depends more on the price vs size, performance and any radiated EMI requirements than on what the LTC3555 requires to operate.

The inductor value also has an effect on Forced Burst and Burst Mode operations. Lower inductor values will cause the Burst and Forced Burst Mode switching frequencies to increase.

Table 7 shows several inductors that work well with the LTC3555's general purpose regulators. These inductors offer a good compromise in current rating, DCR and physical size. Consult each manufacturer for detailed information on their entire selection of inductors.



Table 7. Recommended Inductors

		BAAV	BAAV		
INDUCTOR Type	L (µH)	MAX I <sub>DC</sub> (A)	MAX DCR (Ω)	SIZE in mm (L × W × H)	MANUFACTURER
DE2818C	4.7	1.25	0.072	$3.0 \times 2.8 \times 1.8$	Toko
	3.3	1.45	0.053	$3.0 \times 2.8 \times 1.8$	www.toko.com
D312C	4.7	0.79	0.24	$3.6 \times 3.6 \times 1.2$	
	3.3	0.90	0.20	$3.6 \times 3.6 \times 1.2$	
	2.2	1.14	0.14	$3.6 \times 3.6 \times 1.2$	
DE2812C	4.7	1.2	0.13*	$3.0 \times 2.8 \times 1.2$	
	3.3	1.4	0.10*	$3.0 \times 2.8 \times 1.2$	
	2.0	1.8	0.067*	$3.0 \times 2.8 \times 1.2$	
CDRH3D16	4.7	0.9	0.11	$4 \times 4 \times 1.8$	Sumida
	3.3	1.1	0.085	$4 \times 4 \times 1.8$	www.sumida.com
	2.2	1.2	0.072	$4 \times 4 \times 1.8$	
CDRH2D11	4.7	0.5	0.17	$3.2 \times 3.2 \times 1.2$	
	3.3	0.6	0.123	$3.2 \times 3.2 \times 1.2$	
	2.2	0.78	0.098	$3.2 \times 3.2 \times 1.2$	
CLS4D09	4.7	0.75	0.19	$4.9 \times 4.9 \times 1$	
SD3118	4.7	1.3	0.162	$3.1 \times 3.1 \times 1.8$	Cooper
	3.3	1.59	0.113	$3.1 \times 3.1 \times 1.8$	www.cooperet.com
	2.2	2.0	0.074	$3.1 \times 3.1 \times 1.8$	
SD3112	4.7	0.8	0.246	$3.1 \times 3.1 \times 1.2$	
	3.3	0.97	0.165	$3.1 \times 3.1 \times 1.2$	
	2.2	1.12	0.14	$3.1 \times 3.1 \times 1.2$	
SD12	4.7	1.29	0.117*	$5.2 \times 5.2 \times 1.2$	
	3.3	1.42	0.104*	$5.2 \times 5.2 \times 1.2$	
	2.2	1.80	0.075*	$5.2 \times 5.2 \times 1.2$	
SD10	4.7	1.08	0.153*	$5.2 \times 5.2 \times 1.0$	
	3.3	1.31	0.108*	$5.2 \times 5.2 \times 1.0$	
	2.2	1.65	0.091*	$5.2 \times 5.2 \times 1.0$	
LPS3015	4.7	1.1	0.2	$3.0 \times 3.0 \times 1.5$	Coil Craft
	3.3	1.3	0.13	$3.0 \times 3.0 \times 1.5$	www.coilcraft.com
	2.2	1.5	0.11	$3.0 \times 3.0 \times 1.5$	
*T! I DOI					

<sup>\*</sup>Typical DCR

# General Purpose Switching Regulator Input/Output Capacitor Selection

Low ESR (equivalent series resistance) MLCC capacitors should be used at both switching regulator outputs as well as at each switching regulator input supply ( $V_{INX}$ ). Only X5R or X7R ceramic capacitors should be used because they retain their capacitance over wider voltage and temperature ranges than other ceramic types. A  $10\mu F$  output capacitor is sufficient for most applications. For good transient response and stability the output capacitor should retain at least  $4\mu F$  of capacitance over operating temperature and bias voltage. Each switching regulator input supply should be bypassed with a  $1\mu F$  capacitor. Consult with capacitor manufacturers for detailed information on their selection and specifications of ceramic capacitors. Many manufacturers now offer very thin (<1mm tall) ceramic capacitors

ideal for use in height-restricted designs. Table 8 shows a list of several ceramic capacitor manufacturers.

**Table 8. Recommended Ceramic Capacitor Manufacturers** 

AVX	www.avxcorp.com
Murata	www.murata.com
Taiyo Yuden	www.t-yuden.com
Vishay Siliconix	www.vishay.com
TDK	www.tdk.com

# **Over-Programming the Battery Charger**

The USB high power specification allows for up to 2.5W to be drawn from the USB port (5V × 500mA). The PowerPath switching regulator transforms the voltage at  $V_{BUS}$  to just above the voltage at BAT with high efficiency, while limiting power to less than the amount programmed at CLPROG. In some cases the battery charger may be programmed (with the PROG pin) to deliver the maximum safe charging current without regard to the USB specifications. If there is insufficient current available to charge the battery at the programmed rate, the PowerPath regulator will reduce charge current until the system load on V<sub>OLIT</sub> is satisfied and the V<sub>BUS</sub> current limit is satisfied. Programming the battery charger for more current than is available will not cause the average input current limit to be violated. It will merely allow the battery charger to make use of all available power to charge the battery as quickly as possible, and with minimal power dissipation within the battery charger.

#### **Alternate NTC Thermistors and Biasing**

The LTC3555 provides temperature qualified charging if a grounded thermistor and a bias resistor are connected to NTC. By using a bias resistor whose value is equal to the room temperature resistance of the thermistor (R25) the upper and lower temperatures are pre-programmed to approximately 40°C and 0°C, respectively (assuming a Vishay "Curve 1" thermistor).

The upper and lower temperature thresholds can be adjusted by either a modification of the bias resistor value or by adding a second adjustment resistor to the circuit. If only the bias resistor is adjusted, then either the upper or the lower threshold can be modified but not both. The other trip point will be determined by the characteristics



of the thermistor. Using the bias resistor in addition to an adjustment resistor, both the upper and the lower temperature trip points can be independently programmed with the constraint that the difference between the upper and lower temperature thresholds cannot decrease. Examples of each technique are given below.

NTC thermistors have temperature characteristics which are indicated on resistance-temperature conversion tables. The Vishay-Dale thermistor NTHS0603N011-N1003F, used in the following examples, has a nominal value of 100k and follows the Vishay "Curve 1" resistance-temperature characteristic.

In the explanation below, the following notation is used.

R25 = Value of the Thermistor at 25°C

 $R_{NTC|COLD}$  = Value of thermistor at the cold trip point

 $R_{\mbox{\scriptsize NTC}|\mbox{\scriptsize HOT}}$  = Value of the thermistor at the hot trip point

 $r_{COLD}$  = Ratio of  $R_{NTCICOLD}$  to R25

 $r_{HOT}$  = Ratio of  $R_{NTCICOLD}$  to R25

R<sub>NOM</sub> = Primary thermistor bias resistor (see Figure 5a)

R1 = Optional temperature range adjustment resistor (see Figure 5b)

The trip points for the LTC3555's temperature qualification are internally programmed at  $0.349 \cdot V_{BUS}$  for the hot threshold and  $0.765 \cdot V_{BUS}$  for the cold threshold.

Therefore, the hot trip point is set when:

$$\frac{R_{NTC|HOT}}{R_{NOM} + R_{NTC|HOT}} \bullet V_{BUS} = 0.349 \bullet V_{BUS}$$

and the cold trip point is set when:


$$\frac{R_{NTC|COLD}}{R_{NOM} + R_{NTC|COLD}} \bullet V_{BUS} = 0.765 \bullet V_{BUS}$$

Solving these equations for  $R_{\text{NTC|COLD}}$  and  $R_{\text{NTC|HOT}}$  results in the following:

and

$$R_{NTC|COLD} = 3.25 \bullet R_{NOM}$$

By setting  $R_{NOM}$  equal to R25, the above equations result in  $r_{HOT}$  = 0.536 and  $r_{COLD}$  = 3.25. Referencing these ratios to the Vishay Resistance-Temperature Curve 1 chart gives a hot trip point of about 40°C and a cold trip point of about 0°C. The difference between the hot and cold trip points is approximately 40°C.






Figure 5. NTC Circuits





By using a bias resistor,  $R_{NOM}$ , different in value from R25, the hot and cold trip points can be moved in either direction. The temperature span will change somewhat due to the non-linear behavior of the thermistor. The following equations can be used to easily calculate a new value for the bias resistor:

$$R_{NOM} = \frac{r_{HOT}}{0.536} \cdot R25$$

$$R_{NOM} = \frac{r_{COLD}}{3.25} \cdot R25$$

where  $r_{HOT}$  and  $r_{COLD}$  are the resistance ratios at the desired hot and cold trip points. Note that these equations are linked. Therefore, only one of the two trip points can be chosen, the other is determined by the default ratios designed in the IC. Consider an example where a 60°C hot trip point is desired.

From the Vishay Curve 1 R-T characteristics,  $r_{HOT}$  is 0.2488 at 60°C. Using the above equation,  $R_{NOM}$  should be set to 46.4k. With this value of  $R_{NOM}$ , the cold trip point is about 16°C. Notice that the span is now 44°C rather than the previous 40°C. This is due to the decrease in "temperature gain" of the thermistor as absolute temperature increases.

The upper and lower temperature trip points can be independently programmed by using an additional bias resistor as shown in Figure 5b. The following formulas can be used to compute the values of  $R_{NOM}$  and R1:

$$R_{NOM} = \frac{r_{COLD} - r_{HOT}}{2.714} \bullet R25$$

$$R1 = 0.536 \cdot R_{NOM} - r_{HOT} \cdot R25$$

For example, to set the trip points to 0°C and 45°C with a Vishay Curve 1 thermistor choose:

$$R_{NOM} = \frac{3.266 - 0.4368}{2.714} \bullet 100k = 104.2k$$

the nearest 1% value is 105k:

$$R1 = 0.536 \cdot 105k - 0.4368 \cdot 100k = 12.6k$$

the nearest 1% value is 12.7k. The final solution is shown in Figure 5b and results in an upper trip point of 45°C and a lower trip point of 0°C.

#### **USB Inrush Limiting**

When a USB cable is plugged into a portable product, the inductance of the cable and the high-Q ceramic input capacitor form an L-C resonant circuit. If the cable does not have adequate mutual coupling or if there is not much impedance in the cable, it is possible for the voltage at the input of the product to reach as high as twice the USB voltage (~10V) before it settles out. In fact, due to the high voltage coefficient of many ceramic capacitors, a nonlinearity, the voltage may even exceed twice the USB voltage. To prevent excessive voltage from damaging the LTC3555 during a hot insertion, it is best to have a low voltage coefficient capacitor at the V<sub>BUS</sub> pin to the LTC3555. This is achievable by selecting an MLCC capacitor that has a higher voltage rating than that required for the application. For example, a 16V, X5R, 10µF capacitor in a 1206 case would be a better choice than a 6.3V, X5R, 10µF capacitor in a smaller 0805 case.

Alternatively, the following soft connect circuit (Figure 6) can be employed. In this circuit, capacitor C1 holds MP1 off when the cable is first connected. Eventually C1 begins to charge up to the USB input voltage applying increasing gate support to MP1. The long time constant of R1 and C1 prevent the current from building up in the cable too fast thus dampening out any resonant overshoot.




Figure 6. USB Soft Connect Circuit

### **Printed Circuit Board Layout Considerations**

In order to be able to deliver maximum current under all conditions, it is critical that the Exposed Pad on the backside of the LTC3555 package be soldered to the PC board ground. Failure to make thermal contact between the Exposed Pad on the backside of the package and the copper board will result in higher thermal resistances.

TLINEAR

Furthermore, due to its high frequency switching circuitry, it is imperative that the input capacitors, inductors and output capacitors be as close to the LTC3555 as possible and that there be an unbroken ground plane under the LTC3555 and all of its external high frequency components. High frequency currents, such as the V<sub>BUS</sub>, V<sub>IN1</sub>,  $V_{IN2}$  and  $V_{IN3}$  currents on the LTC3555, tend to find their way along the ground plane in a myriad of paths ranging from directly back to a mirror path beneath the incident path on the top of the board. If there are slits or cuts in the ground plane due to other traces on that layer. the current will be forced to go around the slits. If high frequency currents are not allowed to flow back through their natural least-area path, excessive voltage will build up and radiated emissions will occur. There should be a group of vias under the grounded backside of the package leading directly down to an internal ground plane. To minimize parasitic inductance, the ground plane should be on the second layer of the PC board.

The GATE pin for the external ideal diode controller has extremely limited drive current. Care must be taken to minimize leakage to adjacent PC board traces. 100nA of leakage from this pin will introduce an offset to the 15mV ideal diode of approximately 10mV. To minimize leakage, the trace can be guarded on the PC board by surrounding it with  $V_{OUT}$  connected metal, which should generally be less that one volt higher than GATE.

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3555.




Figure 7. Higher Frequency Ground Currents Follow Their Incident Path. Slices in the Ground Plane Cause High Voltage and Increased Emissions

- 1. Are the capacitors at  $V_{BUS}$ ,  $V_{IN1}$ ,  $V_{IN2}$  and  $V_{IN3}$  as close as possible to the LTC3555? These capacitors provide the AC current to the internal power MOSFETs and their drivers. Minimizing inductance from these capacitors to the LTC3555 is a top priority.
- 2. Are  $C_{OUT}$  and L1 closely connected? The (–) plate of  $C_{OUT}$  returns current to the GND plane.
- 3. Keep sensitive components away from the SW pins.

#### **Battery Charger Stability Considerations**

The LTC3555's battery charger contains both a constant-voltage and a constant-current control loop. The constant-voltage loop is stable without any compensation when a battery is connected with low impedance leads. Excessive lead length, however, may add enough series inductance to require a bypass capacitor of at least  $1\mu F$  from BAT to GND. Furthermore, when the battery is disconnected, a  $4.7\mu F$  capacitor in series with a  $0.2\Omega$  to  $1\Omega$  resistor from BAT to GND is required to keep ripple voltage low.

High value, low ESR multilayer ceramic chip capacitors reduce the constant-voltage loop phase margin, possibly resulting in instability. Ceramic capacitors up to  $22\mu F$  may be used in parallel with a battery, but larger ceramics should be decoupled with  $0.2\Omega$  to  $1\Omega$  of series resistance.


In constant-current mode, the PROG pin is in the feed-back loop rather than the battery voltage. Because of the additional pole created by any PROG pin capacitance, capacitance on this pin must be kept to a minimum. With no additional capacitance on the PROG pin, the battery charger is stable with program resistor values as high as 25k. However, additional capacitance on this node reduces the maximum allowed program resistor. The pole frequency at the PROG pin should be kept above 100kHz. Therefore, if the PROG pin has a parasitic capacitance,  $C_{PROG}$ , the following equation should be used to calculate the maximum resistance value for  $R_{PROG}$ :

$$R_{PROG} \le \frac{1}{2\pi \cdot 100 \text{kHz} \cdot C_{PROG}}$$



# TYPICAL APPLICATION


#### **Watchdog Microcontroller Operation**





# PACKAGE DESCRIPTION

#### **UFD Package** 28-Lead Plastic QFN (4mm × 5mm)

(Reference LTC DWG # 05-08-1712 Rev B)








- 1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WXXX-X).
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



# TYPICAL APPLICATION

Push Button Start with Automatic Sequencing, Reverse Input Voltage Protection and 10 Second Push and Hold Hard Shutdown



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC3455	Dual DC/DC Converter with USB Power Manager and Li-Ion Battery Charger	Seamless Transition Between Input Power Sources: Li-Ion Battery, USB and 5V Wall Adapter. Two High Efficiency DC/DC Converters: Up to 96%. Full Featured Li-Ion Battery Charger with Accurate USB Current Limiting (500mA/100mA). Pin Selectable Burst Mode Operation. Hot Swap™ Output for SDIO and Memory Cards. 24-Lead 4mm × 4mm QFN Package
LTC3456	2-Cell, Multi-Output DC/DC Converter with USB Power Manager	Seamless Transition Between 2-Cell Battery, USB and AC Wall Adapter Input Power Sources. Main Output: Fixed 3.3V Output, Core Output: Adjustable from 0.8V to V <sub>BATT(MIN)</sub> . Hot Swap Output for Memory Cards. Power Supply Sequencing: Main and Hot Swap Accurate USB Current Limiting. High Frequency Operation: 1MHz. High Efficiency: Up to 92%. 24-Lead 4mm × 4mm QFN Package
LTC3552	Standalone Linear Li-Ion Battery Charger with Adjustable Output Dual Synchronous Buck Converter	Synchronous Buck Converter, Efficiency: >90%, Adjustable Outputs at 800mA and 400mA, Charge Current Programmable up to 950mA, USB Compatible, 16-Lead 5mm × 3mm DFN Package
LTC4085	USB Power Manager with Ideal Diode Controller and Li-Ion Charger	Charges Single Cell Li-Ion Batteries Directly from a USB Port, Thermal Regulation, $200m\Omega$ Ideal Diode with $<50m\Omega$ option, $4mm \times 3mm$ DFN14 Package
LTC4088/LTC4088-1	High Efficiency USB Power Manager and Battery Charger	Maximizes Available Power from USB Port, Bat-Track, "Instant On" Operation, 1.5A Max Charge Current, 180m $\Omega$ Ideal Diode with <50m $\Omega$ Option, 3.3V/25mA Always-On LDO, 4mm × 3mm DFN14 Package

 $\label{thm:continuous} \mbox{Hot Swap is a trademark of Linear Technology Corporation}.$ 

